



# 2. ABOUT TREE STRUCTURES...


## LINEARIZED TREES




RIPPLE- ARRANGEMENT



BINARY TREE ARRANGEMENT



ONE ROW LINEARIZED, BINARY TREE



TWO ROWS LINEARIZED, BINARY TREE





## HEIGHT\_OF\_TREE

$$\text{tree\_height} = \text{int}(\log \text{fanout}(\text{buswidth}))$$

### BINARY TREES:


$$\text{tree\_height} = \text{int}(\text{ld}(\text{buswidth}))$$

(for partial trees too)

## ROOT\_OF\_TREE POSITION



$$\text{root\_of\_tree} = \text{int}\left(\frac{\text{buswidth} - 1}{2}\right)$$

$$= \text{int}\left(\frac{\text{highest bit}}{2}\right)$$



# CUTTING A TREE

GENERATING TREES WITH VARIABLE BUSWIDTH :  
CUTTING A SWITCH (left most switch u)



Switches (u, s) are closed at Zero Positions


# BUFFER TREES (WIRES)

## Problem:


wire fanout increases with buswidth -> bad timing!  
e.g. CNTLs, CLOCK, RESET

## Solution: compose trees!

$$\begin{aligned} y &= x \\ &\vdots \\ &= \sim(\sim(\sim(\dots\sim(\sim(\sim x))\dots))) \quad (\text{even number of negations } \sim) \end{aligned}$$




tree





$$\text{tree\_height} = \log \text{fanout (buswidth)}$$





CARRY LOOKAHEAD ADDER:  
FOLDED TREE REPRESENTATION



$$g_{out} = g_a \vee (p_a \wedge g_b)$$

$$p_{out} = p_a \wedge p_b$$

CARRY LOOKAHEAD ADDER: INTERNAL CELL  
AND TREE STRUCTURE FOR CARRY GENERATION